I. Introduction
Several recent publications have demonstrated that high electronic current injection into Si02 can be achieved at moderate average electric fields by interposing a thin Si-rich Si02 layer (50-300 A in thickness) between Si02 and a contacting electrode.(l>2) Data demonstrating this phenomenon are shown in Fig. 1 where a control structure (without the Si-rich Si02 layer present) is compared to several structures with Si-rich Si02 layers of varying composition. For these structures the Si02 was thermally grown from the Si substrate and the Si-rich Si02 layer was chemically-vapor-deposited (CVD) from N 2 0 and SiH4 gaseous reactants.
The Si-rich Si02 material has recently been shown to be composed of at least two phases (Si and SO2) using transmission-electron-microscopy . ( T E M ) , (~~~) Raman spectros~opy,(~~6) x-ray d i f f r a~t i o n , (~,~) and x-ray photoelectron spectroscopy (XPS). (3, 4) This two phase nature of the Si-rich Si02 is believed to cause the observed electronic current enhancement by locally increasing the electric field near (within 50 A) the Si-rich SO2-Si02 interface. The curved surfaces (as compared to the normal planar surfaces of most contacting electrodes) of the last layer of interfacial Si islands in the Si-rich Si02 layer are believed to create the field distortion as depicted in Fig. 2 using energy band diagrams. The field-enhanced electron current has been shown to obey a FowlerNordheim tunneling mechanism which is highly non-ohmic and strongly dependent on the electric field near the injecting interfaces.(l,7)
The data in Fig. 1 is obtained using a structure where one layer of Si-rich Si02 under the top gate electrode is used to give enhanced electron injection only under negative gate voltage polarity. Figure 3 shows two other variations of Si-rich SO2-Si02 structures which have been demonstrated to give enhanced electron injection for positive (Fig. 3b) Fig. 3c is called a dual electron jnjector structure (DEIS). A previous publication has demonstrated that the sum of the dark current as a function of gate voltage characteristics for the structures in Figs. 3a and 3b essentially add to give those characteristics observed for the structure depicted in Fig. 3c.(x) A distinct asymmetry has been observed between the current-voltage characteristics of DEIS's for positive and negative gate voltages in which positive polarity gives higher electron currents for the same applied average electric fields. (8.9) This asymmetry is independent of whether the top gate contact is AI or poly-crystalline Si (poly-Si), or whether the bottom substrate contact is single crystal Si or poly-Si. It is believed to be due to microscopic differences in the Si-rich Si02-Si02 interfaces of the bottom and top injectors.(8*9)
A particular application of the electronic properties of a DEIS stack has recently been demonstrated in the area of non-volatile electrically-alterable read-only-memory (EAROM). The basic device configuration of this structure is shown in Fig. 4 . It is essentially an n-channel field-effect-iransistor (FET) with a floating poly-Si storage layer which is charged or discharged by means of the DEIS stack separating this floating gate from a top control gate electrode.(2,9,lO) The voltages used to "write" (put electrons on the floating poly-Si layer by means of the top injector) or "erase1' (take electrons off the floating poly-Si layer by means of the bottom injector) the device are always larger than those used to "read" the FET. The read operation is performed by sensing the electron current flowing from the source to the drain for a constant gate voltage bias (usually = +5 V). The internal electric field caused by negative charge on the floating poly-Si layer would shut off the channel and no drain current would be measured. An uncharged or positively charged (due to ionized donors) floating gate would cause the device channel to be turned on for the set reading voltage. Therefore, the charge state of the floating poly-Si layer performs a memory function. Fig. 5 starts to significantly collapse after approximately 104 cycles. This collapse is due to electron trapping on energetically deep sites in the intervening CVD Si02 layer. (7, 9, 11) The internal electric field due to the negative trapped space charge build-up on these sites reduces the electric fields near the injecting Si-rich SO2-Si02 interfaces of the D E I S . (~,~~ The electron trapping sites are believed to be due to bonded OH and H 2 0 incorporated into the film during deposition.(12) Figure 6 shows that a 1000°C anneal in N2 for 30 min after DEIS stack deposition reduces the density of some of the trapping sites and allows the device to be cycled somewhat more than one order of magnitude more times.
The DEIS EAROM's described here have been shown to have excellent charge retention at low fields for either positive or negative stored charges on the floating gate. shown that the amount of excess Si (for amounts 2 13% atomic Si) and the thickness of the Si-rich Si02 layer (for thicknesses from 100 to 1000 A) are not very critical in getting reproducible current vs. voltage characteristics.(Z) Although high temperature annealing or processing has been shown to convert the amorphous Si islands into cry~tallites,(~-6) the electrical injection characteristics are again essentially unchanged provided the DEIS stack is not directly exposed to an oxygen containing ambient.(l) These flexible characteristics of the DEIS make it ideally suited for a manufacturing environment.
B. Charge Trapping Studies
Another application of Si-rich Si02 injectors has been demonstrated in the area of charge trapping studies in Si02 on either sites normally present or purposely introduced.(T) The injector is used as a means of obtaining large electron injection into the Si02 conduction band at moderate average bulk Si02 electric fields. Usually, electrons are injected at moderate fields by using internal photoemission which requires semi-transparent gate electrodes and ultra-violet light(l1) or by avalanche injection from the Si substrate which requires driving the Si into deep depletion with a repetitive pulse train until avalanche multiplication occurs.(ll) Using injectors as a source of electrons and ramping the gate voltage at a constant rate yields current-voltage curves with ledges caused by charge trapping. (7) The current position and voltage width of these ledges gives the magnitude of the capture cross section and the total number of traps weighted by a centroid factor. (7) Centroid position can be determined using ledge widths from ramped current-voltage curves for both voltage polarities if DEIS structures are used. If a SEIS structure similar to that depicted in Fig. 3a is used, the centroid position can be obtained from the voltage ledge determined under electron injection from the top Si-rich Si02 injector and from the flat-band voltage shift observed using capacitance-voltage measurements before and after the ramped current-voltage measurement. (7) There is an advantage in using Si-rich Si02 injectors and ramped current-voltage measurements to determine charge trapping parameters as opposed to the other techniques such as photocurrent-voltage (photo I-V)(ll) and capacitance-voltage (C-V) with flat-band voltage tracking.(ll) This advantage is speed which allows a large number of capacitors to be studied. 
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Fig. 4 . Schematic representation of a non-volatile n-channel field effect transistor memory using a dual electron injector stack between a control gate and a floating poly-Si layer. Writing (erasing) is performed by applying a negative (positive) voltage, Vg-(Vg+), to the control gate which injects electrons from the top (bottom) Si-rich Si02 injector to the floating poly-Si storage layer (back to the control gate). Structure is not drawn to scale. Taken from Reference 8.
